

2  
45. The memory circuit as claimed in claim 43, said delay circuit comprising a shift-register.

6  
46. The memory circuit as claimed in claim 44, said delay circuit comprising a shift-register.


Q2  
3  
47. The memory circuit as claimed in claim 43, said delay circuit receiving latched address signals latched by the address-input circuit.

4  
48. The memory circuit as claimed in claim 41, said delay circuit delaying the latched address signals for 1.5 clock cycles.--

#### REMARKS

Please charge any fee deficiency or credit any overpayment to Deposit Account  
No. 01-2300.

Respectfully submitted,

  
Rustan J. Hill  
Registration No. 37,351

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC  
1050 Connecticut Avenue, N.W.,  
Suite 600  
Washington, D.C. 20036-5339  
Tel: (202) 857-6000  
Fax: (202) 638-481